Built a complete slot machine game system on a Basys 3 FPGA using SystemVerilog, integrating a custom FSM, comparator, random generator, LED drivers, and win detection logic.
Collaborated in a 3-person team to debug and implement modules, including state machines and one-shot timing extensions for buzzer and LED signaling, verified through behavioral simulations and hardware testing.